廬
ISL6532B
Data Sheet
July 2004
FN9120.3
ACPI Regulator/Controller for
Dual Channel DDR Memory Systems
The ISL6532B provides a complete ACPI compliant power
solution for up to 4 DIMM dual channel DDR/DDR2 memory
systems. Included are both a synchronous buck controller
and integrated LDO to supply V
DDQ
with high current during
S0/S1 states and standby current during S3 state. During
Run mode, a fully integrated sink-source regulator generates
an accurate (V
DDQ
/2) high current V
TT
voltage without the
need for a negative supply. A buffered version of the V
DDQ
/2
reference is provided as V
REF
.
The switching PWM controller drives two N-Channel
MOSFETs in a synchronous-rectified buck converter
topology. The synchronous buck converter uses voltage-
mode control with fast transient response. Both the switching
regulator and integrated standby LDO provide a maximum
static regulation tolerance of
鹵
2% over line, load, and
temperature ranges. The output is user-adjustable by means
of external resistors down to 0.8V.
Switching the memory core output between the PWM
regulator and the standby LDO during state transitions is
accomplished smoothly via the internal ACPI control
circuitry. The NCH signal provides synchronized switching of
a backfeed blocking switch during the transitions
eliminating
the need to route 5V Dual to the memory supply.
An integrated soft-start feature brings V
DDQ
into regulation
in a controlled manner when returning to S0/S1 state from
S4/S5 or mechanical off states. During S0 the PGOOD
signal indicates that all supplies are within spec and
operational.
Each output is monitored for under and over-voltage events.
Current limiting is included on the V
TT
and V
DDQ
standby
regulators. Thermal shutdown is integrated.
Features
鈥?Generates 2 Regulated Voltages
- Synchronous Buck PWM Controller with Standby LDO
- 3A Integrated Sink/Source Linear Regulator with
Accurate V
DDQ
/2 Divider Reference
- Glitch-free Transitions During State Changes
鈥?ACPI Compliant Sleep State Control
鈥?Integrated V
REF
Buffer
鈥?PWM Controller Drives Low Cost N-Channel MOSFETs
鈥?250kHz Constant Frequency Operation
鈥?Tight Output Voltage Regulation
- Both Outputs:
鹵
2% Over Temperature
鈥?5V or 3.3V Down Conversion
鈥?Fully-Adjustable Outputs with Wide Voltage Range: Down
to 0.8V supports DDR and DDR2 Specifications
鈥?Simple Single-Loop Voltage-Mode PWM Control Design
鈥?Fast PWM Converter Transient Response
鈥?Over Current Protection on V
TT
and Under/Over-Voltage
Monitoring of Both Outputs
鈥?Integrated Thermal Shutdown Protection
鈥?QFN Package Option
- QFN Compliant to JEDEC PUB95 MO-220 QFN - Quad
Flat No Leads - Product Outline
- QFN Near Chip Scale Package Footprint; Improves
PCB Efficiency, Thinner in Profile
鈥?/div>
Pb-free available
Applications
鈥?Single and Dual Channel DDR Memory Power Systems in
ACPI compliant PCs
鈥?Graphics cards - GPU and memory supplies
鈥?ASIC power supplies
鈥?Embedded processor and I/O supplies
鈥?DSP supplies
Pinout
ISL6532B (QFN)
TOP VIEW
UGATE
LGATE
P12V
S5#
S3#
20 19 18 17 16
5VSBY 1
GND 2
VTT 3
VTT 4
VDDQ 5
6
VDDQ
7
VTTSNS
8
P5VSBY
9
VREF_OUT
10
VREF_IN
15 NCH
14 PGOOD
13 GND
12 COMP
11 FB
Ordering Information
PART NUMBER
ISL6532BCR
ISL6532BCRZ
(See Note)
TEMP. RANGE
(
o
C)
0 to 70
0 to 70
PACKAGE
20 Ld 6x6 QFN
20 Ld 6x6 QFN
(Pb-free)
PKG. DWG. #
L20.6x6
L20.6x6
*Add 鈥?T鈥?suffix to part number for tape and reel packaging.
NOTE: Intersil Pb-free products employ special Pb-free material sets; molding
compounds/die attach materials and 100% matte tin plate termination finish, which
is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that meet or
exceed the Pb-free requirements of IPC/JEDEC J Std-020B.
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright 漏 Intersil Americas Inc. 2002-2004. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15